|
||
---|---|---|
hal-00771748v1
Communication dans un congrès
Relationships in Variability Modeling Approaches: A Survey and Classification 5ème journée Lignes de Produits, Nov 2012, Villeneuve d'Ascq, France |
||
hal-00738735v1
Article dans une revue
Improving Model Checking with Context Modelling Advances in Software Engineering, 2012, 2012, pp.ID 547157. ⟨10.1155/2012/547157⟩ ![]() |
||
hal-00730497v1
Communication dans un congrès
UML/MARTE Process for SoC/SoPC Embedded Real Time Software and Systems Symposium, 2010, Toulouse, France. pp.201,209 |
||
hal-00676640v1
Communication dans un congrès
Context Aware Model Exploration with OBP tool to Improve Model-Checking ERTS 2012, Feb 2012, Toulouse, France |
||
hal-00676704v1
Communication dans un congrès
Domain Specific Modelling Applied to Smart Sensors Oceans 2011, Jun 2011, Santander, Spain |
||
hal-00703785v1
Communication dans un congrès
Modélisation algorithmique et synthèse d'architectures assistées par model-checking CAL 2012-, May 2012, Montpellier, France |
||
|
||
hal-00989661v1
Communication dans un congrès
A High-Level Programming Model to Ease Pipeline Parallelism Expression On Shared Memory Multicore Architectures HPC 2014, Apr 2014, Tampa, FL, United States. pp.XX |
||
hal-02553261v1
Communication dans un congrès
Designing a combined personal communicator and data entry terminal for disaster relief & remote operations IEEE Global Humanitarian Technology Conference (GHTC), Oct 2019, Seattle, WA, United States |
||
hal-01405912v1
Communication dans un congrès
Overlay Architectures For FPGA Resource Virtualization GDR SOC SIP, Jun 2016, Nantes, France |
||
hal-01174435v1
Communication dans un congrès
Communication-aware Parallelization Strategies for High Performance Applications. ISVLSI'15 - IEEE Computer Society Annual Symposium on VLSI, Jul 2015, Montpellier, France |
||
hal-00728364v1
Communication dans un congrès
MHPM : Multi-Scale Hybrid Programming Model A flexible parallelization Medthodology HPCC 2012, Jun 2012, Liverpool, United Kingdom |
||
hal-01006128v1
Communication dans un congrès
A Prototyping Platform for Virtual Reconfigurable Units RECOSOC 2014, May 2014, Montpellier, France |
||
hal-01405860v1
Communication dans un congrès
ZeFF : Une plateforme pour l’intégration d’architectures overlay dans le Cloud COMPAS 2016, Jul 2016, Lorient, France |
||
hal-01405890v1
Communication dans un congrès
Overlay Architectures for Heterogeneous FPGA Cluster Management. DASIP 2016, Oct 2016, Rennes, France |
||
hal-01009572v1
Communication dans un congrès
Design Approach to Automatically Synthesize ANSI-C Assertions during High-Level Synthesis of Hardware Accelerators ICSAS 2014 - International symposium on circuits and systems, Jun 2014, Melbourne, Australia |
||
hal-02513256v1
Communication dans un congrès
Towards a Hardware DSL Ecosystem: RubyRTL and Friends OSDA'2020 Open Source Hardware Design, colocated with DATE'20, Mar 2020, Grenoble, France |
||
hal-02515160v1
Communication dans un congrès
Data Management Mechanisms for Internet of Things: A position paper CSCI 2019, The American Council on Science and Education, Dec 2019, Las Vegas, United States. pp.61, ⟨10.1109/CSCI49370.2019⟩ |
||
hal-02088044v1
Communication dans un congrès
LiteX: an open-source SoC builder and library based on Migen Python DSL OSDA 2019, colocated with DATE 2019 Design Automation and Test in Europe, Mar 2019, Florence, Italy |
||
hal-01623030v1
Communication dans un congrès
Asserting causal properties in High Level Synthesis 2017 IEEE 2nd International Verification and Security Workshop (IVSW), Jul 2017, Thessaloniki, Greece |
||
hal-00690459v1
Communication dans un congrès
Meta-model Driven Reverse Engineering Approach to Ensure the Waveform Portability Workshop of Software Radio - WSR 2012, Apr 2012, Karlsruhe, Germany |
||
hal-00958096v1
Communication dans un congrès
DESIGN AND IMPLEMENTATION OF A CACHE HIERARCHY-AWARE TASK SCHEDULING FOR PARALLEL LOOPS ON MULTICORE ARCHITECTURES PDCTA 2014, Feb 2014, Sydney, Australia |
||
hal-00773497v1
Communication dans un congrès
Relationships Formalization for Model-Based Product Lines APSEC 2012, Dec 2012, Hong Kong SAR China. pp.187 |
||
hal-00704312v1
Communication dans un congrès
Une organisation des Lignes de Produits Logiciels autour d'un motif architectural CAL 2012, May 2012, Montpellier, France |
||
tel-02515931v1
Thèse
Model-Driven Physical-Design for Future Nanoscale Architectures Emerging Technologies [cs.ET]. Université de Bretagne Occidentale (UBO), Brest, 2011. English |
||
hal-00819668v1
Direction d'ouvrage, Proceedings, Dossier
Architecture des ordinateurs Loïc Lagadec and Sébastien Pillement and Arnaud Tisserand. 32, Hermes, pp.150, 2013, Technique et science informatique, 9782746245679 |
||
hal-03028409v1
Communication dans un congrès
Menhir: Generic High-Speed FPGA Model-Checker 2020 23rd Euromicro Conference on Digital System Design (DSD), Aug 2020, Kranj, Slovenia. pp.65-72, ⟨10.1109/DSD51259.2020.00022⟩ |
||
hal-03127340v1
Article dans une revue
HEVC hardware vs software decoding: An objective energy consumption analysis and comparison Journal of Systems Architecture, Elsevier, 2021, 115, pp.102004. ⟨10.1016/j.sysarc.2021.102004⟩ |
||
hal-01643297v1
Article dans une revue
Extended overlay architectures for heterogeneous FPGA cluster management Journal of Systems Architecture, Elsevier, 2017, 78, pp.1-14. ⟨10.1016/j.sysarc.2017.06.001⟩ |
||
hal-01475251v1
Communication dans un congrès
Soft timing closure for soft programmable logic cores: The ARGen approach ARC 2017 - 13th International Symposium on Applied Reconfigurable Computing, Delft University of Technology Apr 2017, Delft, Netherlands |
||
|