Filtrer vos résultats
- 6
- 5
- 1
- 5
- 2
- 4
- 5
- 1
- 6
- 5
- 6
- 6
- 5
- 1
- 1
|
|
|
triés par
|
Asserting causal properties in High Level Synthesis2017 IEEE 2nd International Verification and Security Workshop (IVSW), Jul 2017, Thessaloniki, Greece
Communication dans un congrès
hal-01623030v1
|
|||
A Design Approach to Automatically Generate On-Chip Monitors during High-Level Synthesis of Hardware AcceleratorGLSVLSI 2014, May 2014, Houston, United States
Communication dans un congrès
hal-01009551v1
|
|||
Design Approach to Automatically Synthesize ANSI-C Assertions during High-Level Synthesis of Hardware AcceleratorsICSAS 2014 - International symposium on circuits and systems, Jun 2014, Melbourne, Australia
Communication dans un congrès
hal-01009572v1
|
|||
Une approche de conception pour générer automatiquement des moniteurs sur puce pendant la synthèse de haut niveau d'accélérateurs matérielsCOMPAS 2014 - Conférence en Parallélisme, Architecture et Système, Apr 2014, Neuchâtel, Suisse
Communication dans un congrès
hal-00989918v1
|
|||
A Design Approach to Automatically Synthesize ANSI-C Assertions during High-Level Synthesis of Hardware AcceleratorsISCAS 2014 - IEEE International Symposium on Circuits and Systems, May 2014, Melbourne, Australia. pp.XX
Communication dans un congrès
hal-00944548v1
|
|||
A Unified Design Flow to Automatically Generate On-Chip Monitors during High-Level Synthesis of Hardware AcceleratorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36 (3), pp.384-397. ⟨10.1109/TCAD.2016.2587278⟩
Article dans une revue
hal-01405531v1
|