Accéder directement au contenu Accéder directement à la navigation


hal-01405531v1  Article dans une revue
Mohamed Ben HammoudaPhilippe CoussyLoïc Lagadec. A Unified Design Flow to Automatically Generate On-Chip Monitors during High-Level Synthesis of Hardware Accelerators
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE, 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 36 (3), pp.384-397. ⟨10.1109/TCAD.2016.2587278⟩
...
hal-01475251v1  Communication dans un congrès
Théotime BollengierLoïc LagadecMohamad NajemJean-Christophe Le LannPierre Guilloux. Soft timing closure for soft programmable logic cores: The ARGen approach
ARC 2017 - 13th International Symposium on Applied Reconfigurable Computing, Delft University of Technology Apr 2017, Delft, Netherlands
hal-01623030v1  Communication dans un congrès
Erwan FabianiLoïc LagadecMohamed Ben HammoudaCiprian Teodorov. Asserting causal properties in High Level Synthesis
2017 IEEE 2nd International Verification and Security Workshop (IVSW), Jul 2017, Thessaloniki, Greece
hal-01595789v1  Communication dans un congrès
Cyrielle FeronVianney LapotreLoïc Lagadec. PAnTHErS: A Prototyping and Analysis Tool for Homomorphic Encryption Schemes
SECRYPT: 14th International Conference on Security and Cryptography, Jul 2017, Madrid, Spain