%0 Conference Proceedings
%T Prototyping FPGA through overlays
%+ École Nationale Supérieure de Techniques Avancées Bretagne (ENSTA Bretagne)
%+ Equipe Hardware ARchitectures and CAD tools (Lab-STICC_ARCAD)
%+ Equipe Processes for Safe and Secure Software and Systems (Lab-STICC_P4S)
%A Bollengier, Theotime
%A Lagadec, Loïc
%A Teodorov, Ciprian
%< avec comité de lecture
%B 2021 IEEE International Workshop on Rapid System Prototyping (RSP)
%C Paris, France
%I IEEE
%3 Proceedings - IEEE International Symposium on Rapid System Prototyping, RSP
%P 15-21
%8 2021-10-14
%D 2021
%R 10.1109/RSP53691.2021.9806222
%K Open source software
%K Reconfigurable architectures
%Z Computer Science [cs]/Hardware Architecture [cs.AR]Conference papers
%X EFPGAs give designers the flexibility to make changes at any point in the chip's life span, even in the customers' systems. Though, eFPGA are not efficient from an integration perspective, making proper dimensionning and tailoring mandatory. Unfortunately, designing an eFPGA is a complex and error-prone task. Even though automatic generation from high level models can produce correct-by-construction layouts, integration remains complex due to process variation. A key point is then to reduce the technology dependency.This paper presents the ELNATH project in which three implementations of the same architecture have been addressed: overlay, eFPGA, and 55 nm FPGA thanks to an open-source integrated tool flow that supports defining, implementing and programming reconfigurable architectures.
%G English
%L hal-03761788
%U https://hal-ensta-bretagne.archives-ouvertes.fr/hal-03761788
%~ UNIV-BREST
%~ INSTITUT-TELECOM
%~ ENSTA-BRETAGNE
%~ CNRS
%~ UNIV-UBS
%~ ENSTA-BRETAGNE-STIC
%~ ENIB
%~ LAB-STICC
%~ INSTITUTS-TELECOM
%~ LAB-STICC_ARCAD
%~ LAB-STICC_P4S
%~ LAB-STICC_SHARP