EDA In The Cloud, 2018. ,
A taxonomy of obfuscating transformations, 1997. ,
Intellectual Property Protection by Watermarking Combinational Logic Synthesis Solutions, Proceedings of the, 1998. ,
A Novel Method for Watermarking Sequential Circuits, IEEE International Symposium on Hardware-Oriented Security and Trust, 2012. ,
Split Manufacturing, pp.243-262, 2017. ,
RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation, 2010 23rd International Conference on VLSI Design, 2010. ,
Obfuscating DSP Circuits via High-Level Transformations, IEEE Transactions on Very Large Scale Integration Systems 23, 2015. ,
DSP Design Protection in CE through Algorithmic Transformation Based Structural Obfuscation, IEEE Transactions on Consumer Electronics, p.2017 ,
High-Level Synthesis of Key Based Obfuscated RTL Datapaths, 19th Int'l Symposium on Quality Electronic Design, 2018. ,
TAO: Techniques for Algorithm-Level Obfuscation during High-Level Synthesis, Design Automation Conference, 2018. ,
Efficient Behavioral Intellectual Properties Source Code Obfuscation for High-Level Synthesis, 2017 18th IEEE Latin American Test Symposium, 2017. ,
On Secure and Usable Program Obfuscation: A Survey, 2017. ,
Implementing cryptographic program obfuscation, vol.779, 2014. ,
Manufacturing Cheap, Resilient, and Stealthy Opaque Constructs, Symposium on Principles of Programming Languages, 1998. ,
DOI : 10.1145/268946.268962
URL : http://profs.sci.univr.it/~giaco/download/Watermarking-Obfuscation/p184-collberg.pdf
MachSuite: Benchmarks for Accelerator Design and Customized Architectures, Proceedings of the IEEE International Symposium on Workload Characterization, 2014. ,
DOI : 10.1109/iiswc.2014.6983050
Proposal and Quantitative Analysis of the CHStone Benchmark Program Suite for Practical C-based High-level Synthesis, Journal of Information Processing, vol.17, pp.242-254, 2009. ,