High-Level Synthesis: From Algorithm to Digital Circuit, 2008. ,
A design approach to automatically synthesize ANSI-C assertions during High-Level Synthesis of hardware accelerators, 2014 IEEE International Symposium on Circuits and Systems (ISCAS), pp.165-168, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-00944548
An overview of today's high-level synthesis tools, Design Automation for Embedded Systems, vol.16, issue.3, pp.31-51, 2012. ,
Functional specification for SystemC 2.0, 2002. ,
An Introduction to System Level Modeling in SystemC 2 . 0, 2001. ,
An object oriented programming approach for hardware design, Proceedings. IEEE Computer Society Workshop on VLSI '99. System Design: Towards System-on-a-Chip Paradigm, pp.68-73 ,
Java based object oriented hardware specification and synthesis, Proceedings 2000. Design Automation Conference, pp.579-581 ,
Object-oriented modelling and specification using SHE, Computer Languages, vol.27, issue.1-3, pp.19-38, 2001. ,
Multi-Level Simulation of Heterogeneous Reconfigurable Platforms, ReCoSoC'08, 2008. ,
URL : https://hal.archives-ouvertes.fr/hal-00487892
, IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis, IEEE, 2004.
Model Execution: Event driven versus Time driven ,
Time-driven programming, 2014. ,
State Machines for Event-Driven Systems, 2009. ,
Half-sync/half-async -an architectural pattern for efficient and well-structured concurrent i/o, Proceedings of the 2 nd Annual Conference on the Pattern Languages of Programs, pp.1-10, 1995. ,
, SystemC
Collatz conjecture ,