Smart camera based on reconfigurable hardware enables diverse real-time applications, Field-Programmable Custom Computing Machines, 2004. FCCM 2004. 12th Annual IEEE Symposium on, pp.147-155, 2004. ,
Fpga-based reconfigurable processor for ultrafast interlaced ultrasound and photoacoustic imaging. Ultrasonics, Ferroelectrics, and Frequency Control, IEEE Transactions on, vol.59, issue.7, pp.1344-1353, 2012. ,
Cognitive radio: Ten years of experimentation and development, Communications Magazine, vol.49, issue.3, pp.90-100, 2011. ,
Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications, vol.10, 2013. ,
Energy and performance exploration of accelerator coherency port using xilinx zynq, Proceedings of the 10th FPGAworld Conference, 2013. ,
Altera and IBM Unveil FPGA-accelerated POWER Systems with Coherent Shared Memory, 2015. ,
Towards a general framework for FPGA based image processing using hardware skeletons, Parallel Computing, pp.28-35, 2002. ,
Amdahl's law in the multicore era, Computer, issue.7, pp.33-38, 2008. ,
A framework for rapid system-level exploration, synthesis, and programming of multimedia mp-socs, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, pp.9-14, 2007. ,
SystemCoDesigneran automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications, ACM Trans. on Design Automation of Electronic Systems (TODAES), vol.14, issue.1, pp.1-23, 2009. ,
Advanced SystemBuilder: A tool set for multiprocessor design space exploration, SoC Design Conference (ISOCC), 2010. ,
hArtes design flow for heterogeneous platforms, Quality of Electronic Design, pp.330-338, 2009. ,
DWARV: Delftworkbench Automated Reconfigurable VHDL Generator, Field Programmable Logic and Applications, 2007. FPL 2007. Int. Conf. on, pp.697-701, 2007. ,
Peace: A hardware-software codesign environment for multimedia embedded systems, ACM Trans. on Design Automation of Elec. Sys, vol.12, issue.3, 2007. ,
Rapid Design Exploration on an ESL Framework featuring Hardware-Software Codesign for ARM Processor-based FPGA's. Space, 1, 2012. ,
System level synthesis of hardware for dsp applications using pre-characterized function implementations, ACM/IEEE Int. Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2013. ,
Heracles 2.0: A tool for design space exploration of multi/many-core processors, Workshop on the Intersections of Computer Architecture and Reconfigurable Logic (CARL), 2012. ,
The semantics of a simple language for parallel programming. Information processing, vol.74, pp.471-475, 1974. ,
Automating the design of mlut mpsopc fpgas in the cloud, Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on, pp.231-236, 2012. ,
Automating the design of processor/accelerator embedded systems with legup high-level synthesis, Embedded and Ubiquitous Computing (EUC), pp.120-129, 2014. ,
Model-Based Engineering with AADL: An Introduction to the SAE Architecture Analysis & Design Language, 2012. ,
The MOLEN Polymorphic Processor. Computers, IEEE Transactions on, vol.53, issue.11, pp.1363-1375, 2004. ,
Online OpenCores library, 2014. ,
Platform Format Specification Reference Manual -Xilinx (UG 642, 2011. ,
Gprof: A call graph execution profiler, ACM Sigplan Notices, vol.17, issue.6, pp.120-126, 1982. ,
PN: A tool for improved derivation of process networks, EURASIP Journal on Embedded Systems, issue.1, pp.19-19, 2007. ,
High-Level Synthesis: From Algorithm to Digital Circuit, A High-Level Synthesis Tool for DSP applications, pp.147-169 ,
, , 2008.
A framework for high-level synthesis of heterogeneous mp-soc, Proceedings of the great lakes symposium on VLSI, pp.283-286, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-00726481
Multi-processor system design with ESPAM, CODES+ ISSS'06, pp.211-216, 2006. ,
A systematic approach to exploring embedded system architectures at multiple abstraction levels. Computers, IEEE Transactions on, vol.55, issue.2, pp.99-112, 2006. ,
The hungarian method for the assignment problem, Naval research logistics quarterly, vol.2, pp.83-97, 1955. ,
Atlas Transformation Language (ATL), 2014. ,
, , 2015.
Platform-based design from parallel C specifications. Computer-Aided Design of Integrated Circuits and Systems, IEEE Trans. on, vol.24, issue.12, 2005. ,
Rapid object detection using a boosted cascade of simple features, CVPR 2001. Proceedings of the 2001 IEEE Computer Society Conference on, vol.1, p.511, 2001. ,
, Xilinx. Xilinx XUPV5-LX110T FPGA Board Documentation, 2011.
, Xilinx ML605 FPGA Board Documentation, 2012.
Stratix 10 -overview, 2015. ,