Accéder directement au contenu Accéder directement à la navigation
Communication dans un congrès

Fast Prototyping of a New Reconfigurable Architecture : Toward Tailored Space FPGA

Chagun Basha Basheer Ahmed 1 Sébastien Pillement 1 Loïc Lagadec 2, 3 Arnaud Tisserand 4
2 Lab-STICC_ENSTAB_CACS_MOCS ; IDM
STIC - Pôle STIC [Brest], Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
3 Lab-STICC_ENSTAB_CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance (UMR 3192)
4 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : Virtual prototyping supports fast exploration of design space for new embedded platforms. Uses of FPGA in critic environment requires to design adapted circuits at the cheapest cost possible. We then aim at developing a low-cost fault-tolerant FPGA. This work relies on a modular design flow and embedding custom logic units ranging from medium-to-coarse grained (e.g. arithmetic units, with dedicated encoding in order to address fault detection). The reconfigurable unit is modelled in a high level framework that outputs VHDL files to be later taken as input by commercial framework for implementation. As so, our prototyping environment supports both virtual prototype simulation and hardware emulation. Besides, it provides a baseline for manual refinement or modular replacement when going to silicon.
Type de document :
Communication dans un congrès
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01153568
Contributeur : Sandrine Charlier <>
Soumis le : mercredi 20 mai 2015 - 08:04:36
Dernière modification le : lundi 30 novembre 2020 - 19:22:06

Identifiants

  • HAL Id : hal-01153568, version 1

Citation

Chagun Basha Basheer Ahmed, Sébastien Pillement, Loïc Lagadec, Arnaud Tisserand. Fast Prototyping of a New Reconfigurable Architecture : Toward Tailored Space FPGA. Conférence d’informatique en Parallélisme, Architecture et Système (Compas), Jun 2015, Villeneuve d'Ascq, France. pp.10. ⟨hal-01153568⟩

Partager

Métriques

Consultations de la notice

1461