Accéder directement au contenu Accéder directement à la navigation
Communication dans un congrès

A Design Approach to Automatically Generate On-Chip Monitors during High-Level Synthesis of Hardware Accelerator

Mohamed Ben Hammouda 1 Philippe Coussy 2 Loic Lagadec 3
1 Lab-STICC_UBO_CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance, UBO - Université de Brest
2 Lab-STICC_UBS_CACS_MOCS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
3 Lab-STICC_ENSTAB_CACS_MOCS ; IDM
STIC - Pôle STIC [Brest], Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : Embedded systems often implement safety critical applications making security a more and more important aspect in their design. Control-Flow Integrity (CFI) attacks are used to modify program behavior and can lead to learn valuable information directly or indirectly by perturbing a system and creating failures. Although CFI attacks are well-known in computer systems, they have been recently shown to be practical and feasible on embedded systems as well. In this context, CFI checks are mainly used to detect unintended software behaviors while very few works address non programmable hardware component monitoring. In this paper, we present a hardware-assisted paradigm to enhance embedded system security by detecting and preventing unintended hardware behavior. We propose a design approach that designs on-chip monitors (OCM) during High-Level Synthesis (HLS) of hardware accelerators (HWacc). Synthesis of OCM is introduced as a set of steps realized concurrently to the HLS flow of HWacc. Automatically generated OCM checks at runtime both the input/output timing behavior and the control flow of the monitored HWacc. Experimental results show the interest of the proposed approach: the error coverage on the control flow ranges from 99.75% to 100% while in average the OCM area overhead is less than 10%, the clock period overhead is at worst less than 5% and impact on the synthesis time is negligible.
Type de document :
Communication dans un congrès
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01009551
Contributeur : Annick Billon-Coat <>
Soumis le : mercredi 18 juin 2014 - 10:27:50
Dernière modification le : mercredi 24 juin 2020 - 16:19:21

Identifiants

  • HAL Id : hal-01009551, version 1

Citation

Mohamed Ben Hammouda, Philippe Coussy, Loic Lagadec. A Design Approach to Automatically Generate On-Chip Monitors during High-Level Synthesis of Hardware Accelerator. GLSVLSI 2014, May 2014, Houston, United States. ⟨hal-01009551⟩

Partager

Métriques

Consultations de la notice

1101