New reconfigurable fault tolerant FPGA architecture: A design for mission critical applications - ENSTA Bretagne - École nationale supérieure de techniques avancées Bretagne Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

New reconfigurable fault tolerant FPGA architecture: A design for mission critical applications

Résumé

Reconfigurable field programmable gate arrays (FPGAs) are employed extensively in many application domains due to their flexibility, high-density functionality and performance. However, the challenge that must be tackled during system design is their high susceptibility to the radiation-induced faults and the physical defects in the circuit due to presence (variability) or appearance (aging). In general, current FPGAs are not designed to work under these error prone environments, except for specific circuits that have been radiation-hardened at the fabrication process level, but at a very high cost overhead, which makes them less interesting from an economic point of view. These issues can be handled by involving proper fault mitigation mechanisms at different levels of FPGA architecture. We then plan to develop a low-cost reliable FPGA with supporting EDA tool-suite that offers a complete environment for a fault tolerant system design. This article presents the proposed ARDyT FPGA architecture. The additional features introduced in this architecture ensures the reliability and increased flexibility in the design.
Fichier non déposé

Dates et versions

hal-00921552 , version 1 (20-12-2013)

Identifiants

  • HAL Id : hal-00921552 , version 1

Citer

Chagun Basha Basheer Ahmed, Sébastien Pillement, Loïc Lagadec. New reconfigurable fault tolerant FPGA architecture: A design for mission critical applications. Workshop on Reconfigurable Computing (WRC), Jan 2014, Vienne, Austria. pp.WRC 2014. ⟨hal-00921552⟩
471 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More