High Level Power Estimation for DSP - lab-STICC-UBS Accéder directement au contenu
Communication Dans Un Congrès Année : 2000

High Level Power Estimation for DSP

Johann Laurent
Nathalie Julien
Eric Martin
  • Fonction : Auteur
  • PersonId : 831063

Résumé

We present here a high level power estimation method for Digital Signal Processor (DSP) based on an original functional analysis together with practical validations. Instead of classical methods conducted at instruction level, we evaluate the power consumption of a whole algorithm at a behavioural level; first are extracted for the given algorithm characteristics such as parallelism rate, cache miss rate, memory mode... and then these parameters are applied to empirical consumption laws. As example, the energy model elaborated for a TEXAS INSTRUMENTS DSP is provided; our method applied to classical algorithm (FIR ) has also been validated by measurements.
Fichier principal
Vignette du fichier
same_2000_final.pdf (51 Ko) Télécharger le fichier
Loading...

Dates et versions

hal-00077587 , version 1 (31-05-2006)

Identifiants

  • HAL Id : hal-00077587 , version 1

Citer

Johann Laurent, Nathalie Julien, Eric Martin. High Level Power Estimation for DSP. 2000, pp 112-117. ⟨hal-00077587⟩
288 Consultations
75 Téléchargements

Partager

Gmail Facebook X LinkedIn More