Functional Level Power Analysis: An Efficient Approach for Modeling the Power Consumption of Complex Processors

Johann Laurent (1) , Eric Senn (1) , Nathalie Julien (1) , Eric Martin (1)

1 Lab-STICC_UBS_CACS_MOCS

A high-level consumption estimation methodology and its associated tool, SoftExplorer, are presented. The estimation methodology uses a functional modeling of the processor combined with a parametric model to allow the designer to estimate the power consumption when the embedded software is executed on the target. SoftExplorer uses as input the assembly code generated by the compiler; its efficiency is compared to SimplePower's approach. Results for different processors (TI C62, C67, C55 and ARM7) and for several DSP applications provide an average error less than 5%. The accuracy and the rapidness of the estimation allow using SoftExplorer for efficiently guiding the designer in choosing the more appropriate processor for his application.

Mots clés: LOW-POWER; TOOLS; SoftExplorer; DSP; VLIW

Johann Laurent, Eric Senn, Nathalie Julien, Eric Martin. Functional Level Power Analysis: An Efficient Approach for Modeling the Power Consumption of Complex Processors. DATE, 2004, Paris, France. pp 666. ⟨hal-00013979⟩